


## RT9553





01 Block Diagram	35 6795 RGB LED
02 Cover Sheet	36 EZ Debug LED
03 FM4 DDR4 I/F	37 RTC Circuit / Moat Cap
04 AM4 PCIE/SATAE	38 ATX/Front Panel
05 AM4 Display/Audio	39 RT9553 CURRENT SENSE
06 AM4 SVI/ACPI/GPIO	40 ACPI uPI-5VDIMM&3VSB
07 AM4 LPC/SP/USB/CLK/STRAP	41 PWR Sequence
08 AM4 Power/RTC Power/09 AM4 GND	42 CPU Power IR35201 6+2 Phase
10,11 DDR4-DIMM CHA/B	43 CPU PWR-CORE-IR3555-PH1~6
12,13 DDR4-POWER/GND	44 CPU Power NB Phase 1-2
14 Promontory-PCIE/SATA/SATAE	45 CPU Power NB Switch/NCT3933
15 Promontory-USB/OC	46 CPU Power 1P8V-MP2147
16 Promontory-CLK/ACPI/GPIO	47 DDR Power-RT8231AGQW
17 Promontory-Power / 18 Promontory-GND	48 CPU Power VDDP-NB685
19 LAN-RLT 8111H	49 DDR PWR VPP25/VTT-MP2143
20 Audio ALC887-1	50 PM-NB671-1.05V/GS7133-2.5V
21 Audio ALC887-2	51 BOM Option
22 USB Rear PS2+USB2.0	52 Power Delivery
23 USB Rear LAN+USB3.1 GEN1	53 Power Sequence
24 USB Front Side	54 GPIO MAP
25 USB 3.1 Gen2 redriver	55 History
26 USB 3.1 GEN2 TYPE A*2	
27 PCIE X16 SLOT	
28 HDMI Connector	
29 DP Connector	
30 SATA Connector	
31 M2_1	
32 M2_2(WIFI & BT)	
33 SIO NCT6795	
34 CPU/SYS FAN Control TYPE K	



	PCIE	SATA
TYPE 0	2	2
TYPE 2/3	2 or 4	2 or 0


Only supported on AMD Family 17h/Models 00h-0Fh

Not supported on AMD Family 15h Models 60h-6Fh




Not supported on AMD Family 17h/Models 00h-0Fh


K14 PIN: 有HDMI SPEC的話需Pull-up ENTP功能








## Strapping Options



	LPCCLK0	LPCCLK1	SIO_LFRAME
PULL HIGH	LPC device Boot Fail Timer Enabled	Configured for Internal clock generator (Default)	SPI ROM (Default)
PULL LOW	LPC device Boot Fail Timer Disabled (Default)	Configured for External clock generator ????	LPC ROM (Default)




	AGPIO3	SPI_CLK	SYSREST#
PULL HIGH	Enhanced Reset logic (Default)	Use 48Mhz crystal clock and generate both internal and external clocks (Default)	Normal reset mode (Default)
PULL LOW	Traditional Reset logic	Use 100Mhz PCIE clock as reference clock and generate internal clocks only	short reset mode

	RTCCCLK
PULL HIGH	RTC Coin Battery is on board (Default)
PULL LOW	RTC Coin Battery is not on board



MSI MICRO-START INTL CO.,LTD.

File: AM4 LPC/SPI/USB/CLK/STRAP  
Size: Custom  
Document Number: MS-7A40  
Date: Thursday, May 17, 2018  
Sheet: 7 of 55




## SPI ROM (1.8V)

Layout: Place x'tal within 1.5 inch of APU



### VDDIO\_AUDIO Circuit





37 CPU IN# R71 R74 X OR4

MEC6  
MEC5  
MEC4  
MEC3  
MEC2  
MEC1

AN1  
AN2  
AN25  
AN28  
AN31  
AN34  
AN35  
AN37  
AP6  
AP24  
AP27  
AP30  
AP33  
AP35  
AP36  
AP39  
AR5  
AR8  
AR11  
AR14  
AR17  
AR23  
AR27  
AR29  
AR30  
AR32  
AR34  
AR35  
AR38  
AT1  
AT10  
AT13  
AT16  
AT22  
AT26  
AT27  
AT28  
AT29  
AT31  
AT32  
AT33  
AT34  
AT37  
AU18  
AU21  
AU24  
AU26  
AU27  
AU30  
AU33  
AU36  
AU39  
AV2  
AV17  
AV20  
AV22  
AV23  
AV26  
AV29  
AV32  
AV35  
AV38  
AW4  
AW7  
AW10  
AW13  
AW16  
AW19  
AW22  
AW25  
AW28  
AW31  
AW34  
AW37  
AF28  
AF30  
AG1  
AG4  
AG8  
AG9  
AG11  
AG13  
AG15  
AG17  
AG19  
AG21  
AG23  
AG25  
AG27  
AG28  
AG29  
AG30  
AG31  
AG32  
AG34  
AH10  
AH12  
AH14  
AH16  
AH19  
AH20  
AH22  
AH24  
AH26  
AH28  
AH29  
AH30  
AH33  
AJ5  
AJ8  
AJ9  
AJ13  
AJ23  
AJ25  
AJ26  
AJ27  
AJ28  
AJ29  
AJ32  
AJ35  
AJ36  
AJ38

VSS\_274  
VSS\_275  
VSS\_276  
VSS\_277  
VSS\_278  
VSS\_279  
VSS\_280  
VSS\_281  
VSS\_282  
VSS\_283  
VSS\_284  
VSS\_285  
VSS\_286  
VSS\_287  
VSS\_288  
VSS\_289  
VSS\_290  
VSS\_291  
VSS\_292  
VSS\_293  
VSS\_294  
VSS\_295  
VSS\_296  
VSS\_297  
VSS\_298  
VSS\_299  
VSS\_300  
VSS\_301  
VSS\_302  
VSS\_303  
VSS\_304  
VSS\_305  
VSS\_306  
VSS\_307  
VSS\_308  
VSS\_309  
VSS\_310  
VSS\_311  
VSS\_312  
VSS\_313  
VSS\_314  
VSS\_315  
VSS\_316  
VSS\_317  
VSS\_318  
VSS\_319  
VSS\_320  
VSS\_321  
VSS\_322  
VSS\_323  
VSS\_324  
VSS\_325  
VSS\_326  
VSS\_327  
VSS\_328  
VSS\_329  
VSS\_330  
VSS\_331  
VSS\_332  
VSS\_333  
VSS\_334  
VSS\_335  
VSS\_336  
VSS\_337  
VSS\_338  
VSS\_339  
VSS\_340  
VSS\_341  
VSS\_342  
VSS\_343  
VSS\_344  
VSS\_345  
VSS\_346  
VSS\_347  
VSS\_348  
VSS\_349  
VSS\_350  
VSS\_351  
VSS\_352  
VSS\_353  
VSS\_354  
VSS\_355  
VSS\_356  
VSS\_357  
VSS\_358  
VSS\_359  
VSS\_360  
VSS\_361  
VSS\_362  
VSS\_363  
VSS\_364  
VSS\_365  
VSS\_366  
VSS\_367  
VSS\_368  
VSS\_369  
VSS\_370  
VSS\_371  
VSS\_372  
VSS\_373  
VSS\_374  
VSS\_375  
VSS\_376  
VSS\_377  
VSS\_378  
VSS\_379  
VSS\_380  
VSS\_381  
VSS\_382  
VSS\_383  
VSS\_384  
VSS\_385  
VSS\_386  
VSS\_387  
VSS\_388  
VSS\_389  
VSS\_390  
VSS\_391  
VSS\_392  
VSS\_393  
VSS\_394  
VSS\_395  
VSS\_396  
VSS\_397  
VSS\_398


AK1  
AK2  
AK3  
AK4  
AK5  
AK6  
AK7  
AK8  
AK9  
AK10  
AK11  
AK12  
AK13  
AK14  
AK15  
AK16  
AK17  
AK18  
AK19  
AK20  
AK21  
AK22  
AK23  
AK24  
AK25  
AK26  
AK27  
AK28  
AK29  
AK30  
AK31  
AK32  
AK33  
AK34  
AK35  
AK36  
AK37  
AK38  
AK39  
AK40  
AK41  
AK42  
AK43  
AK44  
AK45  
AK46  
AK47  
AK48  
AK49  
AK50  
AK51  
AK52  
AK53  
AK54  
AK55  
AK56  
AK57  
AK58  
AK59  
AK60  
AK61  
AK62  
AK63  
AK64  
AK65  
AK66  
AK67  
AK68  
AK69  
AK70  
AK71  
AK72  
AK73  
AK74  
AK75  
AK76  
AK77  
AK78  
AK79  
AK80  
AK81  
AK82  
AK83  
AK84  
AK85  
AK86  
AK87  
AK88  
AK89  
AK90  
AK91  
AK92  
AK93  
AK94  
AK95  
AK96  
AK97  
AK98  
AK99  
AK100



AM4  
PART 9 OF 9

VSS\_73  
VSS\_74  
VSS\_75  
VSS\_76  
VSS\_77  
VSS\_78  
VSS\_79  
VSS\_80  
VSS\_81  
VSS\_82  
VSS\_83  
VSS\_84  
VSS\_85  
VSS\_86  
VSS\_87  
VSS\_88  
VSS\_89  
VSS\_90  
VSS\_91  
VSS\_92  
VSS\_93  
VSS\_94  
VSS\_95  
VSS\_96  
VSS\_97  
VSS\_98  
VSS\_99  
VSS\_100  
VSS\_101  
VSS\_102  
VSS\_103  
VSS\_104  
VSS\_105  
VSS\_106  
VSS\_107  
VSS\_108  
VSS\_109  
VSS\_110  
VSS\_111  
VSS\_112  
VSS\_113  
VSS\_114  
VSS\_115  
VSS\_116  
VSS\_117  
VSS\_118  
VSS\_119  
VSS\_120  
VSS\_121  
VSS\_122  
VSS\_123  
VSS\_124  
VSS\_125  
VSS\_126  
VSS\_127  
VSS\_128  
VSS\_129  
VSS\_130  
VSS\_131  
VSS\_132  
VSS\_133  
VSS\_134  
VSS\_135  
VSS\_136  
VSS\_137  
VSS\_138  
VSS\_139  
VSS\_140  
VSS\_141  
VSS\_142  
VSS\_143  
VSS\_144  
VSS\_145  
VSS\_146  
VSS\_147  
VSS\_148  
VSS\_149  
VSS\_150  
VSS\_151  
VSS\_152  
VSS\_153  
VSS\_154  
VSS\_155  
VSS\_156  
VSS\_157  
VSS\_158  
VSS\_159  
VSS\_160  
VSS\_161  
VSS\_162  
VSS\_163  
VSS\_164  
VSS\_165  
VSS\_166  
VSS\_167  
VSS\_168  
VSS\_169  
VSS\_170  
VSS\_171  
VSS\_172  
VSS\_173  
VSS\_174  
VSS\_175  
VSS\_176  
VSS\_177  
VSS\_178  
VSS\_179  
VSS\_180  
VSS\_181  
VSS\_182  
VSS\_183  
VSS\_184  
VSS\_185  
VSS\_186  
VSS\_187  
VSS\_188  
VSS\_189  
VSS\_190  
VSS\_191  
VSS\_192  
VSS\_193  
VSS\_194  
VSS\_195  
VSS\_196  
VSS\_197  
VSS\_198  
VSS\_199  
VSS\_200  
VSS\_201  
VSS\_202  
VSS\_203  
VSS\_204  
VSS\_205  
VSS\_206  
VSS\_207  
VSS\_208  
VSS\_209  
VSS\_210  
VSS\_211  
VSS\_212  
VSS\_213  
VSS\_214  
VSS\_215  
VSS\_216  
VSS\_217  
VSS\_218  
VSS\_219  
VSS\_220  
VSS\_221  
VSS\_222  
VSS\_223  
VSS\_224  
VSS\_225  
VSS\_226  
VSS\_227  
VSS\_228  
VSS\_229  
VSS\_230  
VSS\_231  
VSS\_232  
VSS\_233  
VSS\_234  
VSS\_235  
VSS\_236  
VSS\_237  
VSS\_238  
VSS\_239  
VSS\_240  
VSS\_241  
VSS\_242  
VSS\_243  
VSS\_244  
VSS\_245  
VSS\_246  
VSS\_247  
VSS\_248  
VSS\_249  
VSS\_250  
VSS\_251  
VSS\_252  
VSS\_253  
VSS\_254  
VSS\_255  
VSS\_256  
VSS\_257  
VSS\_258  
VSS\_259  
VSS\_260  
VSS\_261  
VSS\_262  
VSS\_263  
VSS\_264  
VSS\_265  
VSS\_266  
VSS\_267  
VSS\_268  
VSS\_269  
VSS\_270  
VSS\_271  
VSS\_272  
VSS\_273  
VSS\_274  
VSS\_275  
VSS\_276  
VSS\_277  
VSS\_278  
VSS\_279  
VSS\_280  
VSS\_281  
VSS\_282  
VSS\_283  
VSS\_284  
VSS\_285  
VSS\_286  
VSS\_287  
VSS\_288  
VSS\_289  
VSS\_290  
VSS\_291  
VSS\_292  
VSS\_293  
VSS\_294  
VSS\_295  
VSS\_296  
VSS\_297  
VSS\_298  
VSS\_299  
VSS\_300  
VSS\_301  
VSS\_302  
VSS\_303  
VSS\_304  
VSS\_305  
VSS\_306  
VSS\_307  
VSS\_308  
VSS\_309  
VSS\_310  
VSS\_311  
VSS\_312  
VSS\_313  
VSS\_314  
VSS\_315  
VSS\_316  
VSS\_317  
VSS\_318  
VSS\_319  
VSS\_320  
VSS\_321  
VSS\_322  
VSS\_323  
VSS\_324  
VSS\_325  
VSS\_326  
VSS\_327  
VSS\_328  
VSS\_329  
VSS\_330  
VSS\_331  
VSS\_332  
VSS\_333  
VSS\_334  
VSS\_335  
VSS\_336  
VSS\_337  
VSS\_338  
VSS\_339  
VSS\_340  
VSS\_341  
VSS\_342  
VSS\_343  
VSS\_344  
VSS\_345  
VSS\_346  
VSS\_347  
VSS\_348  
VSS\_349  
VSS\_350  
VSS\_351  
VSS\_352  
VSS\_353  
VSS\_354  
VSS\_355  
VSS\_356  
VSS\_357  
VSS\_358  
VSS\_359  
VSS\_360  
VSS\_361  
VSS\_362  
VSS\_363  
VSS\_364  
VSS\_365  
VSS\_366  
VSS\_367  
VSS\_368  
VSS\_369  
VSS\_370  
VSS\_371  
VSS\_372  
VSS\_373  
VSS\_374  
VSS\_375  
VSS\_376  
VSS\_377  
VSS\_378  
VSS\_379  
VSS\_380  
VSS\_381  
VSS\_382  
VSS\_383  
VSS\_384  
VSS\_385  
VSS\_386  
VSS\_387  
VSS\_388  
VSS\_389  
VSS\_390  
VSS\_391  
VSS\_392  
VSS\_393  
VSS\_394  
VSS\_395  
VSS\_396  
VSS\_397  
VSS\_398  
VSS\_399  
VSS\_400  
VSS\_401  
VSS\_402  
VSS\_403  
VSS\_404  
VSS\_405  
VSS\_406  
VSS\_407  
VSS\_408  
VSS\_409  
VSS\_410  
VSS\_411  
VSS\_412  
VSS\_413  
VSS\_414  
VSS\_415  
VSS\_416  
VSS\_417  
VSS\_418  
VSS\_419  
VSS\_420  
VSS\_421  
VSS\_422  
VSS\_423  
VSS\_424  
VSS\_425  
VSS\_426  
VSS\_427  
VSS\_428  
VSS\_429  
VSS\_430  
VSS\_431  
VSS\_432  
VSS\_433  
VSS\_434  
VSS\_435  
VSS\_436  
VSS\_437  
VSS\_438  
VSS\_439  
VSS\_440  
VSS\_441  
VSS\_442  
VSS\_443  
VSS\_444  
VSS\_445  
VSS\_446  
VSS\_447  
VSS\_448  
VSS\_449  
VSS\_450  
VSS\_451  
VSS\_452  
VSS\_453  
VSS\_454  
VSS\_455  
VSS\_456  
VSS\_457  
VSS\_458  
VSS\_459  
VSS\_460  
VSS\_461  
VSS\_462  
VSS\_463  
VSS\_464  
VSS\_465  
VSS\_466  
VSS\_467  
VSS\_468  
VSS\_469  
VSS\_470  
VSS\_471  
VSS\_472  
VSS\_473  
VSS\_474  
VSS\_475  
VSS\_476  
VSS\_477  
VSS\_478  
VSS\_479  
VSS\_480  
VSS\_481  
VSS\_482  
VSS\_483  
VSS\_484  
VSS\_485  
VSS\_486  
VSS\_487  
VSS\_488  
VSS\_489  
VSS\_490  
VSS\_491  
VSS\_492  
VSS\_493  
VSS\_494  
VSS\_495  
VSS\_496  
VSS\_497  
VSS\_498  
VSS\_499  
VSS\_500




MSI MICRO-START INT'L CO., LTD.

AM4 GND  
MS-7A40  
20  
Thursday, May 17, 2018






DIMM3 (CHANNEL-B) - A2  
ADDRESS = 0:1 [SA1:SA0]





## DDR VREF

(place resistors close to DIMMs)























3.3V@177.57mA

RL9 X 1K/4 LAN\_WAKE#

pull-up R if R existence on motherboard  
has internal pull-up R).




811H POWER Consumption		
	3.3V @ mA	mW
10 M Idle/TxRx	9.9/84.69	32.67/279.48
100 M Idle/TxRx	48.11/92.44	158.76/305.05
Giga Idle/TxRx	124.5/177.57	410.85/585.98
ALDPS	5.50	18.15

Type B:  
ALC892/887




# Rear Line OUT De-POP circuit


De-pop circuit for Rear Line out & Front Headphone out)






Digital

Analog









## USB Power



The schematic diagram illustrates the power and data connections for the USB20 module. Key components and connections include:


- Power Connections:**
  - ATX\_5VSB:** Connected to the G pin of connector F6.
  - 5V\_FUSB:** Connected to the 1 pin of connectors F2, F4, F5, and F1.
  - 5VDRV1:** Connected to the 2 pin of connector F2.
  - 5VDRV2:** Connected to the 2 pin of connector F1.
  - VCC5:** Connected to the 3 pin of connector F1.
- Data Connections:**
  - USB20\_PS2\_1 (1A):** Connected to the 2 pin of connector F6.
  - USB30\_LAN (1.8A):** Connected to the 2 pin of connector F2.
  - USB20\_VCC1 (1A):** Connected to the 2 pin of connector F4.
  - USB30\_VCC2 (1.8A):** Connected to the 2 pin of connector F5.
  - USB31\_VCC1 (1.8A):** Connected to the 2 pin of connector F1.
- Internal Components:**
  - Q45 (P-P06P03LCA):** A transistor connected to the G pin of F6 and the 1 pin of F2.
  - Q47 (N-PK616B):** A transistor connected to the 2 pin of F1 and the 3 pin of F1.
  - Capacitors:** C382 (1u/16V), C383 (0.1u/16V), and C380 (0.1u/16V) are used for decoupling and filtering.

USB3.1 GEN1



	CORETYPE(A)	USB_PWR(B)	APU_USB_OC(Y)
BR	0	0	0
Act. Low	0	1	1
SR	1	0	1
Act. High	1	1	0

2017/3/16  
R864 is changed from 10Kohm to 300Kohm by MOS maybe turn on



7 APU\_USB\_SSTX0+ <<>> C395 0.22u/10X4 APU\_SSTX0+

7 APU\_USB\_SSTX0- <<>> C396 0.22u/10X4 APU\_SSTX0-

7 APU\_USB\_SSRX0+ <<>> APU\_USB\_SSRX0+

7 APU\_USB\_SSRX0- <<>> APU\_USB\_SSRX0-

APU\_USB0+ <<>> 1 L30 4 APU\_USB0+

APU\_USB0- <<>> 2 3 APU\_USB0-

X\_4P2R-0R

APU\_USB1+ <<>> 1 L29 4 APU\_USB1+

APU\_USB1- <<>> 2 3 APU\_USB1-


X\_4P2R-0R

7 APU\_USB\_SSTX1+ <<>> C393 0.22u/10X4 APU\_SSTX1+



7 APU\_USB\_SSTX1- <<>> C394 0.22u/10X4 APU\_SSTX1-

7 APU\_USB\_SSRX1+ <<>> APU\_USB\_SSRX1+

7 APU\_USB\_SSRX1- <<>> APU\_USB\_SSRX1-







EQA/B are the selection pins for the equalization selection

EQA/B	Equalizer setting (dB)	
	@2.5GHz	@5GHz
0	5.1	10.9
R	1.9	6.7
F	3.5	8.9 (Default)
1	6.8	13.1

**Flat Gain Setting:**








FGA/B are the selection bits for the DC gain

FGA/B	Flat Gain Settings	
	dB	
0	-3	
R	-1.5	
F	0 (Default)	
1	+2	

**-1dB compression point linear Swing Setting:**

SWA/B are the selection bits for the output linear swing setting


SWA/B	Output Linear Swing Settings	
	mVppd	
0	800	
R	1200	
F	1000 (Default)	
1	1100	






HDMI CONNECTOR

For HDMI 1.4




HPD Circuit




Connector Power





AUX Level Shifter




Connector





For EMI



注意:耐壓5V零件








CI Main:DOG-05A0529-A68  
AVL:DOG-45B0510-I14




SATA Connector





## 3.3V@2.5A




Footprint: H R240D173 BR189 PT



SW:  
H:M.2 PCIE  
L:M.2 SATA






POWER ON STRAPPING PIN FOR NCT6793/6795


PIN 6793/6795 NAME		Circuit NAME	0	1	Strap Point
9	UARTA_P80_EN	RTSB#	DISABLE UARTA80	ENABLE UARTA80	LRESET
10	UARTB_P80_EN	DTRB#	DISABLE UARTB80	ENABLE UARTB80	LRESET
12	TEST1MODE_EN	TEST1MODE	DISABLE TEST1MODE	ENABLE TEST1MODE	LRESET
15	6793 test point 6795 DDR4_EN	6793 test point 6795 DDR4_EN	6793 NA 6795 Disable	6793 NA 6795 Enable	
27	6793 DDR4_EN 6795 ESPI_EN	A20GATE	6793 Disable 6795 Disable	6793 Enable 6795 Enable	
31	2E_4E_SEL	RTSA#	I/O ADDRESS 2E	I/O ADDRESS 4E	LRESET
32	6793 TESTMODE2_EN 6795 FANOUT_DEF_EN	DTRA#	6793 disable 6795 default 50%	6793 Enable 6795 default 100%	INTERNAL PWROK
34	P80_EN	SOUTA	ENABLE Non_PORT80	ENABLE PORT80	LRESET
69	DSW_EN	DSW_EN	DISABLE INTEL DSW	ENABLE INTEL DSW	INTERNAL RSMRST
96	AMDPWR_EN	AMDPWR_EN	DISABLE AMD PWR SEQ	ENABLE AMD PWR SEQ	INTERNAL RSMRST
103	TESTMODE_EN	WDT#	DISABLE TESTMODE	ENABLE TESTMODE	INTERNAL RSMRST

Note:  
If PIN34 strapping low, BIOS must programming LPT or GPIO




TYPE K : 4 PIN CPU FAN USE NCT3947S USE PCH GPIO CONTROL FAN MODE


2.GPIO可以由BIOS切换 PWM/DC MODE



Resever For FIX DC or PWM MODE USE By PM SPEC



Resever For FIX DC or PWM MODE USE By PM SPEC





## 定義: 外接LED 燈條



----- 彩色 : SIO 6795D-M(128pin) : OB2-7A58001

----- 單色 : SIO 5565(64pin) : B02-5565D04-N62

----- PCB 文字面 (JLED)


----- 手冊 註明接頭支援標準 5050 RGB or 單色 LED 共陽燈條 (12V+/G/R/B) or (12V+/-/S/-) , 燈條總輸出電流限制為3安培 (12 伏特) , 長度限制為2公尺

## JLED



## JLED1: RGB LED connector


This connector allows you to connect the RGB LED strip.




## Important

- This connector supports 5050 RGB multi-color LED strips (12V/G/R/B) with the maximum power rating of 3A (12V). Note that the length of the strip shall be no longer than 2 meters, or the LED brightness would become weak.
- Always turn off the power supply and unplug the power cord from the power outlet before installing or removing the RGB LED strip.
- Please use the LED Effect of GAMING APP to adjust, calibrate and control the LED light, refer to the Software section for details.


## AM4 APU Detect LED Circuit





EZ Debug LED



LED GPIO	GPIO97	GPIO98	GPIO99	GPIO100
亮	GPI PULL HIGH	GPO PO LOW	GPO PO LOW	GPO PO LOW
滅	GPO LOW	GPO HIGH (default HIGH)	GPO HIGH (default HIGH)	GPO HIGH (default HIGH)



# RTC & Clear CMOS Circuit












**SIO\_3VA**





MS-7A40

---


ALL POWER GOOD MUX

VCC3 VCC3 VCC3 3VSB co-lay 3VSB 3VSB

R465 4.7K R464 4.7K R459 X\_OR/4 R460 OR/4

[illegible]

		BOOT VOLTAGE	
SVC	SVD	Pre_PWROK	Metal VID
0	0	1.1	
0	1	1.0	
1	0	0.9	
1	1	0.8	



Vcore: ICC Max 125A  
LL: 1.3 mohm  
OCP: 225A

SOC: ICC Max 75A  
LL: 2.1 mohm  
OCP: 90A

Phase 1 close to CPU power pin.

0x26: RH=18K, RL=13K


		VR53	VR54	VC20	VR58	VR57	VR59	VR60
Default	Temp	6.49k	10k	100p	X	0R	X	0R
	VAUXSEN	5.76k	1k	0.01u	0R	X	0R	X

**MICRO-START INTL CO.,LTD.**

File: **CPU Power IR35201 6+2 Phase**

Size	Document Number	Rev
Custom	<b>MS-7A40</b>	<b>20</b>
Date:	Thursday, May 17, 2018	Sheet 42 of 55





Vcore_IRTN1	CP7	X COPPER	OVRM_VREF
Vcore_IRTN2	CP8	X COPPER	
Vcore_IRTN3	CP5	X COPPER	
Vcore_IRTN4	CP4	X COPPER	
Vcore_IRTN5	CP3	X COPPER	
Vcore_IRTN6	CP8	X COPPER	
VNB_IRTN1	CP1	X COPPER	
VNB_IRTN2	CP2	X COPPER	



VCCP\_NB 95W TDC:50A EDC:75A  
VCCP\_NB 65W TDC:50A EDC:75A

VCCP\_NB OCP:100A

0.00625V~1.55V







FOR  
VCCP\_SOC\_S5  
0.9A

TYPE0 Only


S5\_MUX\_CTRL  
HIGH:S0  
LOW: S3/S5

H: +VDDCR\_FCH ALW will track VDDNB  
L: If VDDCR\_SOC<0.775V (OR 0.85V), VDDCR\_SOC\_S5=0.775V.  
If VDDCR\_SOC >= 0.775V (OR 0.85V), VDDCR\_SOC\_S5 will track VDDCR\_NB




## Over Voltage Control IC

0x26:RH=18K,RL=13K



0x2A:RH=OPEN,RL=10K



## VB1 VOLTAGE CONSOLE

ADDRESS	0x2A	0x2B	0x2C	0x2D	0x2E	0x2F
RH (KOhm)	OPEN	3.9	5	2.2	1.3	10
RL (KOhm)	10	1.3	2.2	3	3.9	OPEN
BUS_SEL	0%	25%	40%	60%	75%	100%

FOR CPU 1.8V S5

0.5A




FOR VCCP\_SOC\_S5

0.9A

FOR CPU 1.8V S0

2.0A


$0.5A + 2.0A + 0.9A = 3.4A$



15.5A FOR CPU  
4.75A FOR 2DIMM  
0.6A FOR DDR VTT


**OCP:24A**

VID	Reference Voltage (V)
H	0.675 for 1.232V
L	0.75 for 1.369V





**1.05V/0.9  
S0:8.5A**


OCP=15.45A



## CPU\_VDDP\_S5

VDDP\_S5  
1.05V/0.9  
S5:1A








FOR Promontory 1.05V\_S0

1.05V  
S0:5.5A  
S5:0.05A


IMAX 10A  
ILIMIT=10A~12A  
IOC=ILIMIT+40%\*IMAX/2=12A~14A.

0.7776uH<L<1.1664uH




FOR Promontory 1.05V\_S5

0.05A




Promontory-2.5V


2.5V; 900mA




HEAT SINK



MOS HS(VCORE)




CPU Socket




RETENTION MODULE


Simulation



MANUAL PART



MOS HS(NB)



Optics Orientation Holes

